How to write verilog hdl code which passes test bench easily.

How to write verilog hdl code which passes test bench easily.

How to write a code in verilog which passes test bench easily? Is there
any tool which generates verilog code for a particular test bench?